HT93LC46 1k 3-wire CMOS Serial EePROM Features. Operating voltage VCC Read: V~V Write: V~V Low power consumption Operating: 5mA max. HT93LC46 datasheet, HT93LC46 circuit, HT93LC46 data sheet: HOLTEK – CMOS 1K 3-Wire Serial EEPROM,alldatasheet, datasheet, Datasheet search site for. HT93LC46 datasheet, HT93LC46 circuit, HT93LC46 data sheet: HOLTEK – 1K 3- Wire CMOS Serial EEPROM,alldatasheet, datasheet, Datasheet search site for.
|Published (Last):||14 January 2008|
|PDF File Size:||6.12 Mb|
|ePub File Size:||17.95 Mb|
|Price:||Free* [*Free Regsitration Required]|
For successful instructions, CS must be low once after the instruction is sent. Since the internal auto-timing generator provides all timing signal for the internal writing, so the SK clock is not required. These serial instruction data datxsheet at the DI input will be written into the device at the rising edge of SK.
Since the internal auto-timing generator provides all timing signals for the internal erase, so the SK clock is not required. After the erase-all instruction set has been issued, the data erase feature is activated by the falling edge datashet CS.
There is an internal pull-up resistor on the ORG pin. After the write-all instruction set has been issued, the data writing is activated by the falling edge of CS.
The HT93LC46 contains seven instructions: At both the power on and power off state the device automatically entered the disable mode. The DO pin will remain low but when the operation is over, the DO pin will return to high and further instruction can be executed. Since the internal auto-timing generator provides all timing signals for the write-all operation, so the SK clock is not required.
The device is optimized for use in many industrial and commercial applications where low power and low voltage operation are essential.
Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability. However, Holtek assumes no responsibility arising from the use of the specifications described. The following are the functional descriptions and timing diagrams of all seven instructions. By so doing, the internal memory data can be protected.
For the most up-to-date information, please visit our web site at http: Taipei Sales Office 4F-2, No. The darasheet appearing in this Data Sheet is believed to be accurate at the time of publication.
Holtek reserves the right to alter its products without prior notification. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise.
These are stress ratings only. The DO pin will remain low dataasheet when the operation is over, the DO pin will return to high and further instructions can be executed. Test Conditions Input rise and fall time: Its bits of memory are organized into 64 words of 16 bits each when the ORG pin is connected to VCC or organized into words of 8 bits each when it is tied yt93lc46 VSS.
By popular microcontroller, the versatile serial interface including chip select CSserial clock SKdata input DI and data output DO ht93lf46 be easily controlled.
The 8 bits or 16 bits data dztasheet is preceded by a logical?
When the user selectable internal organization is arranged into 64? No data can be written into the device in the programming disabled state. Since the internal auto-timing generator provides all timing signal for the erase-all operation, so the SK clock is not required.
The auto-timing write cycle includes an automatic erase-before-write capability. After power on, the device is by default in the EWDS state.
The DO pin will remain low but when the operation is over the DO pin will return to ht93lc6 and further instruction can be executed. Stresses exceeding the range specified under? After the data word has been read the internal address will be automatically incremented by 1 allowing the next consecutive data word to be read out without entering further address data.
The data on DO pin changes during the low-to-high edge of SK signal.